

**Features**

- Uses advanced SGT technology
- Extremely low on-resistance RDS(on)
- Excellent gate charge x RDS(on) product(FOM)

Product Summary			
V <sub>DS</sub>	R <sub>DS(on)</sub> (mΩ) Typ	I <sub>D</sub> (A)	Q <sub>g</sub> (Typ)
150V	9.8 @ 10V 50A	75	35nc


**Mechanical Data**

- Case:DFN5×6 Package

DFN5×6  
DS098N15G3

**Application**

- Synchronous Rectification for AC/DC Quick Charger
- Battery management
- UPS (Uninterruptible Power Supplies)



**Ordering Information**

Part No.	Package Type	Package	Quality(box)
DS098N15G3	DFN5×6	Tape & Reel	5000

**Block Diagram**




Table1 Absolute Maximum Ratings (T<sub>c</sub>=25°C, unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DS</sub>	150	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain Current (Note 5)	I <sub>D</sub>	T <sub>c</sub> =25°C	75
		T <sub>c</sub> =100°C	55
Pulsed Drain Current (Note 1)	I <sub>DM</sub>	300	A
Single Pulse Avalanche Energy(Note 2)	E <sub>AS</sub>	225	mJ
Power Dissipation T <sub>c</sub> =25°C	P <sub>D</sub>	215	W
Operating Junction and Storage Temperature	T <sub>J</sub> /T <sub>STG</sub>	-55~+150	°C

**Table 2. Thermal Characteristics**

Parameter	Symbol	Value	Unit
Thermal resistance Junction to Ambient,Max	$R_{\theta JA}$	58	$^{\circ}C/W$
Thermal resistance Junction to Case,Max	$R_{\theta JC}$	1.0	$^{\circ}C/W$

**Table 3. Electrical Characteristics ( $T_J=25^{\circ}C$ , unless otherwise specified)**

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
Off Characteristics							
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	150	-	-	V	
Drain-Source Leakage Current	$I_{DSS}$	$V_{DS}=150V, V_{GS}=0V$	-	-	1	$\mu A$	
Gate- Source Leakage Current	Forward	$I_{GSS}$	$V_{GS}=20V, V_{DS}=0V$	-	-	100	nA
	Reverse		$V_{GS}=-20V, V_{DS}=0V$	-	-	-100	nA
On Characteristics(Note 3)							
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2.0	3.0	4.0	V	
Static Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=50A$	-	9.8	10.8	m $\Omega$	
Dynamic Characteristics(Note 4)							
Input Capacitance	$C_{ISS}$	$V_{DS}=75V, V_{GS}=0V, f=1MHz$	-	2336	-	pF	
Output Capacitance	$C_{OSS}$		-	380	-	pF	
Reverse Transfer Capacitance	$C_{RSS}$		-	35	-	pF	
Gate Resitance	$R_G$	$f=1MHz$	-	1.5	-	$\Omega$	
Switching Characteristics (Note 4)							
Turn-On Delay Time	$t_d(on)$	$V_{DS}=75V,$ $V_{GS}=10V, R_L=2.5\Omega,$	-	16	-	ns	
Turn-On Rise Time	$t_r$		-	40	-	ns	
Turn-Off Delay Time	$t_d(off)$		-	26	-	ns	
Turn-Off Fall Time	$t_f$		-	9.2	-	ns	
Total Gate Charge	$Q_G$	$V_{DS}=40V, I_D=45A,$ $V_{GS}=10V$	-	35	-	nC	
Gate-Source Charge	$Q_{GS}$		-	14	-	nC	
Gate-Drain Charge	$Q_{GD}$		-	7	-	nC	
Drain-Source Diode Characteristics and Maximum Ratings							
Drain-Source Diode Forward Voltage	$V_{SD}$	$V_{GS}=0V, I_S=50A$	-	-	1.2	V	
Maximum Continuous Drain-Source Diode Forward Current	$I_S$		-	-	75	A	
Reverse Recovery Time	$t_{rr}$	$V_{GS}=0V, I_F=45A$ $dI_F/dt=500A/\mu s$	-	46	-	ns	
Reverse Recovery Charge	$Q_{RR}$		-	50	-	nC	

Notes : 1 Repetitive Rating:Pulse width limited by maximum junction temperature

2  $L=0.5mH, R_G=25\Omega, Starting T_J=25^{\circ}C$

3 Pulse Test: Pulse width  $\leq 300\mu s$ , Duty cycle  $\leq 2\%$

4 Guaranteed by design,not subject to production

5 The maximum current is limited by the package.

Typical Characteristics Diagrams

Figure 1. Output Characteristics




Figure 2. Normalized  $R_{DS(ON)}$  vs Temperature




Figure 3. On-Resistance vs. Drain Current




Figure 4. Capacitance




Figure 5. Gate charge




Figure 6. Source-Drain Diode Forward Voltage




Figure 7. Maximum Drain Current vs Temperature




Figure 8. Power dissipation




Figure 9. Safe operating area







Figure 10. Normalized Maximum Transient Thermal Impedance




Typical Test Circuit




1) Gate Charge Test Circuit




2) Gate Charge Waveform




3) Resistive Switching Test Circuit




4) Resistive Switching Waveforms




5) Diode Reverse Recovery Test Circuit



6) Diode Reverse Recovery Waveform




7) . Unclamped Inductive Switching Test Circuit



8) Unclamped Inductive Switching Waveforms


Dimensions

DFN5×6 PACKAGE OUTLINE DIMENSIONS



Dim	Min	Max	Type
A	0.90	1.10	1.00
b	0.23	0.41	0.32
b1	0.24	0.30	0.27
b2	0.16	0.32	0.23
c	0.17	0.27	0.22
D	-	-	5.01
D1	4.80	4.95	4.88
D2	-	-	3.98
E	-	-	6.06
E1	5.72	5.82	5.77
E2	3.42	3.52	3.47
k	-	-	1.33
L	0.56	0.66	0.61
La	0.57	0.67	0.63
L1	0.06	0.15	0.11
L4	-	-	0.06
M	3.00	3.20	3.08
$\phi$	10	11	10.39

Suggested Pad Layout



## Friendship Reminder

- JiNan JingHeng (hereinafter referred to as JH) reserves the right to make changes to this document and its products and specifications at anytime without notice.
- Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.
- JH makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does JH assume any liability for application assistance or customer product design.
- JH does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.
- No license is granted by implication or otherwise under any intellectual property rights of JH.
- JH's products are not authorized for use as critical components in life support devices or systems without express written approval of JH.